新聞中心

        EEPW首頁 > 模擬技術 > 設計應用 > RT9173C應用電路及參數資料

        RT9173C應用電路及參數資料

        作者: 時間:2011-04-05 來源:網絡 收藏

        The RT9173C is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the JEDEC SSTL_2 and SSTL_18 or other specific interfaces such as HSTL, SCSI-2 and SCSI-3 etc. devices requirements. The regulator is capable of actively sinking or sourcing up to 2A while regulating an output voltage to within 40mV. The output termination voltage cab be tightly regulated to track 1/2VDDQ by two external voltage divider resistors or the desired output voltage can be pro-grammed by externally forcing the REFEN pin voltage.
        The RT9173C also incorporates a high-speed differential amplifier to provide ultra-fast response in line/load transient. Other features include extremely low initial offset voltage, excellent load regulation, current limiting in bi-directions and on-chip thermal shut-down protection.
        The RT9173C are available in the SOP-8 (Exposed Pad) surface mount packages

        Features

        ? Ideal for DDR-I, DDR-II and DDR-III VTT Applications
        ? Sink and Source 2A Continuous Current
        ? Integrated Power MOSFETs
        ? Generates Termination Voltage for SSTL_2, SSTL _18, HSTL, SCSI-2 and SCSI-3 Interfaces
        ? High Accuracy Output Voltage at Full-Load
        ? Output Adjustment by Two External Resistors
        ? Low External Component Count
        ? Shutdown for Suspend to RAM (STR) Functionality with High-Impedance Output
        ? Current Limiting Protection
        ? On-Chip Thermal Protection
        ? Available in SOP-8 (Exposed Pad) Packages
        ? VIN and VCNTL No Power Sequence Issue
        ? RoHS Compliant and 100% Lead (Pb)-Free

        Application

        ? Desktop PCs, Notebooks, and Workstations
        ? Graphics Card Memory Termination
        ? Set Top Boxes, Digital TVs, Printers
        ? Embedded Systems
        ? Active Termination Buses
        ? DDR-I, DDR-II and DDR-III Memory Systems

        Typical Applications Circuit

        R1 = R2 = 100kW, RTT = 50W / 33W / 25W

        COUT(MIN) = 10mF (Ceramic) + 1000mF under the worst case testing condition

        CSS = 1mF, CIN = 470mF (Low ESR), CCNTL = 47mF



        評論


        相關推薦

        技術專區

        關閉
        主站蜘蛛池模板: 尚志市| 南宫市| 长治市| 黑河市| 曲沃县| 黄梅县| 阿坝| 惠州市| 澄迈县| 泽普县| 乌兰察布市| 兴城市| 古田县| 天全县| 从化市| 广东省| 阿瓦提县| 吴桥县| 肃北| 琼结县| 沐川县| 竹山县| 日照市| 长海县| 葵青区| 南宁市| 霞浦县| 吴忠市| 贞丰县| 鞍山市| 绥阳县| 武陟县| 鄯善县| 漳浦县| 乌兰县| 乌拉特后旗| 监利县| 永川市| 独山县| 英吉沙县| 鲜城|